1. DRAM Fundamentals: From Capacitor to Memory Array
4 lessonsUnderstand how DRAM stores bits as charge, why refresh is necessary, and how cells organize into banks and arrays.
2. Memory Timing: Bandwidth, Latency, and Access Patterns
5 lessonsLearn the difference between bandwidth and latency, how timing parameters constrain performance, and when each matters most.
3. Memory Standards and Interface Design
5 lessonsCompare DDR, LPDDR, GDDR, and HBM standards and understand how electrical signaling and packaging affect real-world performance.
4. Memory Hierarchy and Cache Interaction
4 lessonsExplore how CPU caches, memory controllers, and DRAM work together and where performance bottlenecks emerge.
5. Profiling and Diagnosing Memory Bottlenecks
5 lessonsUse profiling tools and system metrics to identify when memory bandwidth, latency, or capacity limits application performance.
6. Optimizing Software for Memory Performance
5 lessonsDesign cache-friendly algorithms, data structures, and access patterns that reduce memory stalls and improve throughput.
7. Memory Requirements Across Workload Types
5 lessonsMatch memory specifications to application needs for AI inference, databases, real-time systems, and high-performance computing.
Want the full course when it launches? Join the waitlist and we will notify you.